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Abstract
On-chip learning in a crossbar array based analog hardware Neural Network (NN) has
been shown to have major advantages in terms of speed and energy compared to training
NN on a traditional computer. However analog hardware NN proposals and implementations
thus far have mostly involved Non Volatile Memory (NVM) devices like Resistive Random
Access Memory (RRAM), Phase Change Memory (PCM), spintronic devices or floating gate
transistors as synapses. Fabricating systems based on RRAM, PCM or spintronic devices
need in-house laboratory facilities and cannot be done through merchant foundries, unlike
conventional silicon based CMOS chips. Floating gate transistors need large voltage pulses for
weight update, making on-chip learning in such systems energy inefficient. This paper proposes
and implements through SPICE simulations on-chip learning in analog hardware NN using only
conventional silicon based MOSFETs (without any floating gate) as synapses. We first model
the synaptic characteristic of our single transistor synapse using SPICE circuit simulator and
benchmark it against experimentally obtained current-voltage characteristics of a transistor.
Next we design a Fully Connected Neural Network (FCNN) crossbar array using such transistor
synapses. We also design analog peripheral circuits for neuron and synaptic weight update
calculation, needed for on-chip learning, again using conventional transistors. Simulating the
entire system on SPICE circuit simulator, we obtain high training and test accuracy on the
standard Fisher’s Iris dataset, widely used in machine learning. We also account for device
variability and noise in the circuit, and show that our circuit still trains on the given dataset.
We also compare the speed and energy performance of our transistor based implementation of
analog hardware NN with some previous implementations of NN with NVM devices and show
comparable performance with respect to on-chip learning. Easy method of fabrication makes
hardware NN using our proposed conventional silicon MOSFET really attractive for future
implementations.
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1 Introduction
Neural network (NN) algorithms are being
widely used by the machine learning and data
sciences community currently to solve several
data classification and regression tasks [1]. How-
ever implementing NN on a traditional computer
built on von Neumann architecture (memory and
computing physically separated) involves contin-
uous transfer of information between the mem-
ory and computing units. This von Neumann
bottleneck leads to lower performance in terms
of speed and energy consumption [2, 3, 4, 5, 6, 7].
Hence researchers have come up with special-
ized hardware NN implementations to get rid
of the von Neumann bottleneck [8, 9, 10, 11].
Among these implementations, analog hardware
NN uses a crossbar array of synaptic devices to
perform computing at the location of the data
itself [5, 6, 12]. The fact that such crossbar ar-
ray enables execution of Vector Matrix Multipli-
cation (VMM), inherent in a FCNN algorithm,
in a parallel fashion makes it suitable both for
forward inference [5] or on-chip learning (train-
ing in hardware). In fact, on-chip learning in
such crossbar array has been considered to be
faster and more energy efficient than conven-
tional training of NN on GPU [12].
A synaptic device in a crossbar array based
analog hardware NN must have several conduc-
tance states that can be controlled electrically
to store and update the weight values of the
NN. Several Non Volatile Memory (NVM) de-
vices like floating gate transistors, chalcogenide
based Phase Change Memory (PCM) devices,
oxide based Resistive Random Access Memory
(RRAM) devices and spintronic devices have
been proposed and used as synaptic devices in
previous implementations of analog hardware
NN [5, 6, 7, 13, 14, 15, 16, 17, 18, 19]. However,
these NVM devices have several issues associ-
ated with them with respect to achieving on-chip
learning in crossbar arrays made of them. Float-
ing gate transistor synapses need high voltage
pulses for weight update and have low endurance
[19, 20, 21, 22, 23, 24]. Memristive oxide based
Resistive Random Access Memory (RRAM) de-
vices and Phase Change Memory (PCM) de-
vices [16, 17, 18] exhibit an asymmetric/uni-
polar and non-linear dependence between con-
ductance (and weight) update and programming
pulses, which affects the accuracy during on-chip
learning of crossbar arrays that use such devices
[5, 25, 26, 27]. Moreover, for fabricating RRAM,
PCM or spintronic device based hardware NN
systems [5, 7, 28], dedicated in-house fabrication
facilities are needed since they involve novel ma-
terials. The system cannot be designed in-house
and then fabricated elsewhere e.g. in commercial
merchant foundries, unlike silicon based conven-
tional CMOS circuits and systems.
Instead if conventional Metal Oxide Semi-
conductor Field Effect Transistors (MOSFETs)
with silicon (Si) as semiconducting material and
SiO2 as gate oxide could be used as synaptic
elements and analog values of weight could be
stored in them, unlike what’s done in an SRAM
cell where digital bits are stored, then fabrica-
tion of analog hardware NN will be much eas-
ier. In this paper, we propose such a conven-
tional MOSFET as a three terminal synaptic el-
ement in analog hardware NN. In Section 2, we
show through SPICE simulations at 65 nm tech-
nology node on Cadence Virtuoso circuit simu-
lator that the conductance between drain and
source of the transistor (first and second ter-
minal) can be controlled between several ana-
log values, which represent the weight values, by
changing the voltage applied at the gate of the
transistor (third terminal) (Fig. 1). We bench-
mark our data against experimentally measured
data on a n-MOSFET present inside a commer-
cially available chip (Fig. 2) Gate voltage can be
changed by applying current pulses at the gate
and charging/ discharging the gate oxide, as we
show in our simulations (Fig. 3). Conductance
(weight) vs programming gate current pulse plot
is found to be fairly linear and symmetric for
positive and negative weight update for our pro-
posed transistor synapse (Fig. 3), unlike PCM
and RRAM based synaptic devices in which non-
linearity and asymmetry/ unidirectionality in
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conductance response degrades the overall neu-
ral network performance [5, 25, 26, 27].
In Section 3 we design a Fully Connected
Neural Network (FCNN) circuit in crossbar
topology using such synaptic transistors at 65
nm technology node that carries out the input
Vector- weight Matrix Multiplication (VMM),
characteristic of FCNN (Fig. 4). We design,
using transistor and transistor based op-amps,
analog neuron circuit (Figure 5) and Stochas-
tic Gradient Descent (SGD) algorithm [1] based
synaptic weight update calculation circuit (Fig-
ure 6). This weight update circuit sends current
pulses to the gates of the synaptic transistors.
These gate current pulses update the weight val-
ues of the FCNN (Fig. 3, 4).
In Section 4, using SPICE simulations of
the whole system on Cadence Virtuso circuit
simulator, we demonstrate on-chip learning in
our proposed hardware (Fig. 7) on the Fisher’s
Iris dataset- a popular machine learning dataset
(Fig. 9) [29]. In Section 5, we next compare
the speed and energy performance of our tran-
sistor synapse based analog NN against analog
implementations of the same through previously
proposed NVM devices with respect to on-chip
learning on the exact same dataset [17, 25, 30,
49, 31]. Speed and energy consumption are al-
most equal for our proposed transistor synapse
and spintronic (domain wall based) synapse (Ta-
ble I). Compared to RRAM synapse, speed for
transistor synapse is much higher. Also energy is
several orders lower (Table I), again because of
the asymmetric nature of conductance response
of RRAM synapse as opposed to the synaptic na-
ture of the same in transistor synapse. In Section
6, we argue that our proposed transistor synapse
based FCNN circuit trains itself even in the pres-
ence of synaptic device variability and noise in
input voltages.
Thus we show that Si MOSFET synapse can
be considered as an attractive candidate for im-
plementation of hardware analog NN. To the
best of our knowledge, this is the first proposal
and demonstration through simulations of on-
chip learning on analog hardware NN using only
conventional Si MOSFETs as synapses. It is to
be noted that [19, 20, 21, 22] propose synap-
tic behaviour of MOSFET by using a floating
gate. However weight modulation in floating
gate synapse is much slower because electrons
have to be injected inside the gate through a tun-
neling mechanism for a change of weight. Also,
the voltages needed for such weight update are
very large [23].Number of times charge can be
injected into/ ejected out of the floating gate is
also limited, leading to low endurance [24]. Since
weight has to be frequently updated for on-chip
learning, floating gate transistor hence doesn’t
make for a good synapse. On the other hand,
our synaptic MOSFET is conventional, doesn’t
have a floating gate and hence doesn’t suffer from
those disadvantages.
It is also to be noted that earlier reports
of conventional silicon transistor based synapse
use multiple transistors to store each bit of the
weight value stored in the synapse [32, 33]. On
the other hand, analog values of weight are
stored in a single transistor in our proposed
synapse as different conductance states.
Also, in this paper, we demonstrate the ca-
pability of our transistor synapse in a non-
spiking network, trained “on-chip” through the
much developed Stochastic Gradient Descent
(SGD) algorithm benchmarked on several ma-
chine learning datasets, as opposed to spiking
network which mostly uses Spike Time Depen-
dent Plasticity (STDP) enabled training algo-
rithm [25, 34, 35, 36, 38, 39]. Convergence
properties and highly accurate training results
have not been demonstrated on large datasets in
STDP enabled spiking network algorithms to the
extent they have been in SGD based non-spiking
network algorithms [36, 37].
2 Characterization of a sin-
gle conventional MOSFET
as a synaptic device
Fig. 1(a) shows schematic of a Si-SiO2 based n-
MOSFET we propose as synapse in this paper.
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Figure 1: (a) Schematic of proposed n-MOSFET synapse. Following sub-plots are obtained from
simulation of the MOSFET at 65 nm node on SPICE circuit simulator. (b) Drain current (ID) as
a function of drain to source voltage (VDS for different applied gate to source voltages (VGS) (c)
Conductance between drain (D) and source (S) (GDS) plotted as a function of VDS for different
values of VGS . (d) (GDS) plotted as a function of VGS for different values of VDS .
We simulate it at the 65 nm technology node
through SPICE simulations on Cadence Virtuoso
using the United Microelectronics Corporation
(UMC) library. Drain current (ID) vs drain to
source voltage (VDS) characteristic is linear for
a certain range of VDS (0 - 0.1 V in this case) for
gate to source voltage VGS in between 0.6 V and
1.6 V (Fig. 1(b)). This behavior is expected for
conventional MOSFET [40] and matches qualita-
tively with ID- VDS characteristic we experimen-
tally measure on a single n-MOSFET present in-
side the commercially available CD4007 inverter
chip and accessible through package terminals
(Fig. 2(a)). We operate VDS between 0 and
0.1 V, and VGS between 0.6 and 1.6 V for func-
tioning as synapse throughout this paper.
For any combination of VGS and VDS , ratio
of ID to VDS determines drain to source conduc-
tance (GDS), which is a function of both VGS and
VDS (GDS(VGS , VDS)) (Fig. 1(b)). We observe
that for a fixed VGS , change inGDS (∆GDS) is in
the order of 10−4 Ω−1 when VDS varies in the full
range we have selected (0 - 0.1 V) (Fig. 1(c)).
However, for a fixed VDS when VGS varies in full
range (0.6 - 1.6 V), change inGDS is 5×10−3Ω−1
, which is one order higher than change in GDS
due to full sweep of VDS . Thus GDS can just be
approximated as a function of VGS and not VDS
(and in extension IDS) in the selected range of
operation.
Hence we can write
ID = GDS(VGS , VDS)VDS ≈ GDS(VGS)VDS
(1)
Experimentally measured data on transistor
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Figure 2: Experimental data obtained from measurement on single n-MOSFET in commercially
available CD4007 chip (a) Drain current (ID) as a function of drain to source voltage (VDS for
different applied gate to source voltages (VGS) (b) Conductance between drain (D) and source (S)
(GDS) plotted as a function of VDS for different values of VGS . (c) (GDS) plotted as a function of
VGS for different values of VDS .
in CD4007 chip qualitatively matches with this
observation (Fig. 2(b),(c)). For a quantita-
tive match, the specifications of the simulated
and experimentally measured transistors need
to match which has not been the case in this
work. When our simulated transistor is used as
synapse in M input nodes × N output nodes
crossbar array based analog hardware FCNN as
shown in Fig. 4(a), input vector- weight ma-
trix multiplication, or VMM operation, takes
place as a part of the feedforward computation
both for the training phase and testing/ inference
phase [5]. During this process, the input vector
{x1, x2, x3...xm..xM} corresponding to a training
sample acts as drain voltages on the transistor
synapses as shown in Fig. 4(a). The sources of
all the transistor synapses are maintained at 0 V
using op-amps at the input stage of the neuron
circuits we design (Fig. 5). Thus for a transistor
synapse connecting input node m with output
node n, its VDS is proportional to input xm. If
its conductance GDS represents its weight wn,m
then from equation (1) its drain current ID turns
out to be proportional to wn,mxm. Even when
VDS and hence ID changes during the VMM op-
eration in both training and testing phase of the
hardware, as long as VDS stays in the chosen
range of 0 and 0.1 V this relation holds true. In
any case, since we show training through SPICE
simulations of the entire hardware in this paper,
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Figure 3: Conductance GDS (and hence weight)and corresponding gate voltage (VGS) increase
linearly due to programming current pulses which charge the capacitive gate oxide of the MOSFET
synapse (blue plot). Conductance and gate voltage decrease linearly due to programming current
pulses of opposite polarity which discharge the gate oxide (orange plot)
any effect of higher order term of drain voltage
VDS on the current ID is taken into account in
our analysis and final accuracy results.
Conductance (GDS) and hence synaptic
weight update is carried out by applying cur-
rent pulses at the gate of the MOSFET synapse
and charging/ discharging the gate oxide. Fig. 3
shows that when pulses of the same current
magnitude (132 nA) and same duration (1 ns)
with polarity such that gate oxide charges up,
gate voltage VGS and hence GDS increases lin-
early with pulse number (blue plot). Similarly
starting from the highest GDS , programming
pulses of opposite polarity but of same magni-
tude and duration discharge the oxide and GDS
decreases (orange plot). This linear and sym-
mertrical/bipolar nature of weight update with
programming pulse number is not the case in
RRAM and PCM based synaptic devices, mak-
ing implementation of on-chip learning in cross-
bar arrays made of such synapses quite challeng-
ing [5, 25, 26]. Even when a pair of such RRAM
or PCM devices is used as a single synapse as
has been done before, frequent RESET pulses,
which are of long time duration and consume a
lot of energy, are still needed to carry out the
weight update scheme [18, 25].
The weight update process for our proposed
transistor synapse is repeated for every training
sample in each epoch to obtain high training ac-
curacy after a certain number of epochs and thus
achieve on-chip learning, as we show next.
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Figure 4: Schematic of transistor synapse based cross-bar architecture for weight matrix-input
vector multiplication, followed by transistor based neuron circuit for activation function (f) (shown
in Figure 5) and then feedback circuit that evaluates change in weight needed based on output
of neurons and desired output using Stochastic Gradient Descent (SGD) method (shown in Figure
6). The feedback circuit then applies current pulses at the gates of the transistor synapses such
that the gate voltage, and hence the weight stored by the transistor synapse, changes by the desired
amount
3 Design of crossbar Fully
Connected Neural Net-
work (FCNN) circuit and
feedback circuit to train it
Analog crossbar array of our proposed synap-
tic transistors is designed in Cadence Virtu-
oso SPICE circuit simulator next to implement
a Fully Connected Neural Network (Fig. 4)
[1, 41]. If the input layer has M nodes and out-
put layer has N nodes then for an input vec-
tor {x1, x2, x3...xm..xM} at the input layer the
output vector at the output layer is given by
{y1, y2, y3...yn..yN} where:
yn = f(zn) =
2
1 + e−λzn
− 1 (2)
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Figure 5: (a) Neuron circuit present at each output node of the crossbar circuit in Figure 4 shown
in details here. (b) Output voltage of neuron circuit as a function of input current , obtained from
SPICE simulation is shown with solid line (blue). Ideal tanh function is plotted with dashed line
(red)
and
zn = wn,1x1 + wn,2x2 + ....
+ wn,mxm + ..wn,MxM + wn,0
= (Σm=Mm=1 wn,mxm) + wn,0 (3)
where wn,m is the weight of the synapse con-
necting input node m with output node n, f is
the tanh activation function and λ is a param-
eter in the function. As discussed in the pre-
vious section, to implement the weight matrix-
input vector multiplication of equation (3) in
hardware, we map the weight to the conductance
between drain and source of MOSFET synapse
(GDS). Minimum value of weight corresponds
to minimum conductance value and maximum
value of weight corresponds to maximum con-
ductance value within the chosen gate voltage
range where conductance is almost linearly pro-
portional to gate voltage (Fig. 2(c)). Voltage
proportional to input at node m (xm) is applied
at the drain (VDS) of transistor synapse connect-
ing input node m with output node n (Fig. 4),
in the form of a 1ns long pulse corresponding
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to one training sample. VDS corresponding to
maximum value of xm is 0.1 V. GDS varies little
with VDS when VDS is below 0.1 V as seen in
our simulations (Fig. 2(b)).
Since weight takes both positive and negative
values while conductance is only positive, a resis-
tance is added in parallel to a transistor synapse
and voltage proportional to negative of xm is ap-
plied to it (Fig. 4). Thus current proportional
to wn,mxm flows between drain and source of the
transistor. Currents of all transistors connected
to output node n add up following Kirchoff’s
Current law generating current proportional to
zn in equation (3).
Current proportional to zn next enters a
transistor based analog neuron circuit that ex-
ecutes tanh activation function (f) of equation
(2) [42, 43]. Thus output voltage of neuron cir-
cuit corresponds to yn at output node n (Fig.
5). We design this neuron circuit using a set of
pre-amplifiers composed of transistor based op-
amps and a transistor based differential ampli-
fier circuit, again on Cadence Virtuoso simulator
(Fig. 5(a)). Output voltage vs input current
plot (Fig. 5(b)) for the neuron circuit shows
desired tanh behavior of equation (1). Hyperpa-
rameter (λ) in the function (equation 2) can be
adjusted by changing a resistance in the neuron
circuit as shown in Fig. 5(a)).
Next this voltage is applied to a transistor
based feedback circuit, also analog just like the
neuron circuit. This circuit present at every out-
put node updates the weights and trains the net-
work in hardware, or rather accomplishes on-chip
learning via Stochastic Gradient Descent (SGD)
calculation as discussed below (Fig. 6).
For almost every vector in the input
set for which the training is done (train-
ing set) {x1, x2, x3...xm..xM} the output
{y1, y2, y3...yn..yN} must match the desired
output: {Y1, Y2, Y3...Yn..YN}, corresponding to
the known label/ class that input vector belongs
to. In order to do that, the weight matrix need
to be updated adopting the Stochastic Gra-
dient Descent (SGD) method through several
iterations over the training set.
The error generated at output node n is given
by:
n =
1
2
(Yn − yn)2 (4)
Weight of the synapse connecting output node n
with input node m (wn,m) is updated between
iteration i and i+ 1 as follows:
wi+1n,m = w
i
n,m −∆wn,m
= win,m − η
∂n
∂wn,m
= win,m −
ηλ
2
(Yn − yn)(1− y2n)xm (5)
and weight of the bias synapse for output
node n is updated as follows:
wi+1n,0 = w
i
n,0 −∆wn,0
= win,0 − η
∂n
∂wn,0
= win,0 −
ηλ
2
(Yn − yn)(1− y2n) (6)
where η is the learning rate and each iteration
corresponds to each training sample inside each
epoch. Learning rate and the hyperparameter
λ can be adjusted in hardware, by changing the
gain of an opamp, using a variable resistor in the
“amplifier” block of the SGD calculation circuit
(Fig. 6(a)). The SGD circuit has been designed
by us on Cadence Virtuoso using transistor and
op-amp (made of transistors) based subtractor
and multiplier blocks as shown in Fig. 6(b,c,d).
The SGD circuit computes the weight update
(∆wn,m) [49]. Building a subtractor block from
op-amp is a standard process in analog electron-
ics [44]. The multiplication operation is carried
out with a single transistor making use of the fact
that IDS is proportional to VDS times VGS [37].
Since weight of each transistor synapse is pro-
portional to the applied gate to source voltage
(VGS) (Fig. 1(b)), in order to update the weight
at each synapse, from equation (4) and (5) the
gate voltage has to be updated as follows:
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Figure 6: (a) Analog peripheral feedback circuit we designed, using conventional silicon transistors
and op-amps made of them, on circuit simulator for weight update following SGD algorithm (b)
Design of subtractor block (c) Design of multiplier block (d) Design of voltage controlled current
source circuit.
V i+1GS,n,m = V
i
GS,n,m −∆VGS,n,m;
V i+1GS,n,0 = V
i
GS,n,0 −∆VGS,n,0 (7)
The weight update is calculated (∆wn,m) by
the SGD calculation circuit and generated in the
form of a 1 ns long voltage pulse since input volt-
age pulse is 1ns long, corresponding to a train-
ing sample. A voltage controlled current source,
working based on the principle of Howland cur-
rent pump [45], is designed at the output stage.
It converts the voltage pulse to 1 ns long pro-
gramming current pulse. Magnitude of current
is proportional to ∆wn,m (Fig. 6(a),(d)). The
current pulse is applied at the gate of the tran-
sistor such that change in gate voltage is propor-
tional to the integral of gate current over time,
as shown in the previous section, and is equal to
the weight update of equation (6). Such weight
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Figure 7: Schematic of crossbar circuit of Fig. 4, neuron circuit of Fig. 5 at each output node of
crossbar circuit and feedback circuit (SGD algorithm based) of Fig. 6 at output node of crossbar
circuit all wired together. The schematic is designed and simulated on Cadence Virtuoso (SPICE)
circuit simulator for on-chip learning on Fisher’s Iris dataset.
update carried out over all transistor synapses
over all training samples through several repeti-
tions/ epochs results in on-chip learning of the
designed FCNN.
4 Accuracy, energy and
speed analysis for on chip
learning on Fisher’s Iris
dataset
We next do SPICE simulations of the transistor
synapse based crossbar FCNN circuit (Fig. 4),
neuron circuit (Fig. 5) and SGD based feed-
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Figure 8: (a) Accuracy as a function of epochs on 100 train samples of Fisher’s Iris dataset, obtained
from SPICE simulations of circuit in Figure 7 (orange plot) and execution of the same algorithm on
a conventional computer (software neural network). (b) Corresponding training energy (cumulative)
in the designed circuit vs epoch is plotted. It includes energy consumption for weight update of all
the synapses.
back/ weight update circuit (Fig. 6) we design,
wired all together as shown in Fig. 4. The cor-
responding schematic of Fig. 4 on the SPICE
simulator (Cadence Virtuoso) is shown in Fig.
7. We carry out on-chip learning for the circuit,
following the method described in the previous
section, on the Fisher’s Iris dataset- a standard
dataset in the machine learning community [29].
There are 16 input nodes in our FCNN circuit
(Fig. 7) corresponding to 16 inputs: 4 features
of flowers passed through 4 sensors each. [48]:
f(x) = x, f(x) = 1 − x, f(x) = 1 − 2|x − 0.5|,
f(x) = 2|x− 0.5|. There are 3 output nodes cor-
responding to 3 possible classes of flowers. For
flower of type A, desired output Y1, Y2, Y3 =
1,−1,−1. For flower of type B, desired out-
put Y1, Y2, Y3 = −1, 1,−1. For flower of type
C, desired output Y1, Y2, Y3 = −1,−1, 1. The
available dataset has total 150 samples, almost
equally distributed among types A,B and C. 100
samples are used here for training in each epoch
and 50 separate samples are used for final testing
to determine test accuracy.
Each sample is trained for 1 ns. Our transis-
tor synapses can be operated at higher speed but
magnitude of gate currents for weight updates
and hence total energy for training will also go
up. So we choose this speed of 1 ns per training
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Figure 9: Output voltage of neuron circuit at each node of the circuit in Figure 6 , obtained from
SPICE simulation, is plotted with respect to every training sample in an epoch. Results for 2nd
epoch (a), 10th epoch (b) and 100th epoch (c) are shown.
sample in an epoch.Training accuracy vs epoch
plot is shown in Fig. 8 (a). Accuracy number
is obtained by comparing the voltage waveforms
at the output nodes, i.e. at the output stage of
the neuron circuits (y1, y2, y3), with the desired
waveforms (Y1, Y2, Y3), from the SPICE simula-
tion of our full neural network circuit shown in
Fig. 7 . For every sample, if the output at each
of the three nodes is within 40 percent of the de-
sired output then we consider it a success. For
about the first five epochs the accuracy is 0. This
is because all three output nodes y1, y2, y3 are
at 1,1,1 V for all samples. Hence the output is
wrong for all the samples. Output for 2nd epoch
for example is shown in Fig. 9(a). Around 10th
epoch the output nodes start giving correct out-
put and hence accuracy suddenly increases (Fig.
8(a)). Output waveform for 10th epoch is shown
in Fig. 9(b). Beyond the 10th epoch, outputs
at all nodes gradually start following the desired
outputs. Thus accuracy increases with epoch as
shown in Fig. 8(a). Output waveform for 100th
epoch shows that all output nodes give the same
output as desired for 90 samples. Thus after 100
epochs, or 100 x 100 iterations or 10 µs, the accu-
racy(both train and test) (on 100 train samples)
is 90 percent which is very similar to algorithm
implemented in python code. Thus we have been
able to achieve successful on-chip learning of our
transistor synapse based analog FCNN circuit in
SPICE simulations.
From Fig. 8, by 50th epoch or 5 µs,
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Table 1: Comparison of performance for on-chip learning of our transistor synapse based FCNN
circuit with implementation of the same FCNN using other synaptic devices on the same dataset
(Fisher’s Iris)
Type of synapse Time per sample Total time Total energy consumed
per epoch for learning in synapses while learning
Transistor (this work) 1 ns 10 µs 50 fJ
Domain wall based 3 ns 30 µs 9 fJ
spintronic device
Oxide based between 200 ns (each pulse variable 1 µJ
RRAM device for conductance increase)
and 6 µs (“Reset” pulse)
train(and test) accuracy reaches 90 percent(b)
and net energy consumed in the synapses is as
low as ≈ 45 fJ. Energy consumed in 100 epochs is
≈ 50 fJ. It is to be noted that energy consumed in
analog peripheral circuits is ignored in this calcu-
lation. Those circuits can be further optimized
to enable ultra low energy on-chip learning on
our proposed transistor synapses based analog
hardware NN.
5 Comparision of perfor-
mance of proposed MOS-
FET synapse with other
kinds of synaptic devices
Next we compare the energy and speed per-
formance of on-chip learning on our proposed
MOSFET synapse based FCNNN with that on
FCNN designed using some other kinds of synap-
tic devices that have been proposed and imple-
mented elsewhere - spin orbit torque driven do-
main wall based synapses (spintronic synapses)
[7, 49, 50] and memristive oxide based RRAM
synapses [51, 52]. For fair comparison between
the different synaptic devices, neural networks
with the same architecture and number of nodes
needs to be designed with different types of de-
vices as synapses and they have to be trained
on the same dataset using the same algorithm.
Hence we simulate the same 16 input node x 3
output node FCNN circuit of Fig. 7 with transis-
tor synapses, domain wall synapses and RRAM
based synapses. We use the same rule for weight
update (Fig. 6) to train these three FCNN cir-
cuits. Time for training each sample in each
epoch (each iteration) during on-chip learning,
total time for the learning and energy consumed
in the process are listed in Table 1 for the three
FCNN circuits. The energy listed includes only
energy consumed in the synapses for weight up-
date during on-chip learning.
Our domain wall synapse model is micro-
magnetic in nature and is calibrated against ex-
periments of current driven domain wall mo-
tion in Pt/Co/MgO devices [53, 54]. More de-
tails on our method for on-chip learning in do-
main wall synapse based FCNN circuit can be
found in [49]. Time for learning is comparable
between transistor synapse FCNN and domain
wall synapse FCNN circuit. Energy consumed
is approximately 5 times higher for transistor
synapses compared to domain wall synapses (Ta-
ble I). However our transistor synapses are much
easier to fabricate because they involve conven-
tional silicon MOSFET, which is not the case
with domain wall synapses which needs mag-
netic materials sputtered under specific condi-
tions so that they exhibit perpendicular mag-
netic anisotropy and high Dzyoloshinski Moriya
interaction [28, 53, 54].
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Speed and energy performance of our de-
signed transistor synapses based NN is also com-
pared with similar NN designed using HfOx
based RRAM synapse (Verilog model from [51]
used in our simulation) with respect to on-chip
learning on the same Fisher’s Iris dataset in Ta-
ble I. Though two RRAM devices are used per
synapse in our simulation to address the asym-
metry issue in conductance response [18, 25, 52],
several long duration (6 µs) “Reset” pulses are
still needed for successful weight update [25].
Hence a lot of energy is consumed for RRAM
based NN compared to our transistor synapse
based NN which doesn’t have that issue, as ex-
plained earlier [25]. Also, since “Reset” pulse
may or may not be needed for a particular
synapse while training the NN on each sample in
each epoch, the net time for training varies in the
case of RRAM based NN in our weight update
scheme. But time for training RRAM synapse
based NN is certainly longer than our proposed
transistor synapse based NN since even one “Re-
set” pulse is about a µs long while any pulse
to increase or decrease weight in our transistor
synapse is just 1 ns long, owing to its linear, bipo-
lar synaptic characteristic (Fig. 3). Also, fab-
ricating a RRAM based device requires in-house
facilities and cannot be fabricated as easily as
our proposed transistor synapse.
.
6 Device variability, noise in
circuit voltages and reten-
tion of weights
Since there can be device level variations among
the different transistor synapses, their weights
can vary from the values calculated by the weight
update circuit. Considering noise in the range of
0-10 percent for all the synaptic weights, train
accuracy still turns out to be almost the same
as ideal transistor synapses from our calculation
(Fig. 10). This agrees with the observation
in PCM synapse based FCNN, trained on-chip
by similar gradient descent algorithm, that ac-
curacy does not depend much on device stochas-
ticity [25]. Similarly, we observe that noise in
the training inputs through the drain voltages
(Fig. 4) or error in weight update calculation
up to 10 percent in the designed peripheral cir-
cuit does not affect the overall training accuracy
much (Fig. 10).
Though linear synaptic characteristic and
easy, well developed method of fabrication are
the two main advantages of our proposed transis-
tor synapse compared to RRAM, PCM or spin-
tronic synapses, unlike those Non Volatile Mem-
ory (NVM) based synapses, our proposed tran-
sistor based synapses do not retain their weights
for a very long time. Our SPICE simulations
show that once on-chip learning is achieved in
the designed transistor synapse based NN circuit
(Fig. 4) and training inputs are stopped from
being fed, the synaptic weights decay in about 1
ms. This is because the weight is proportional to
the conductance, which is in turn proportional to
the gate voltage. As the gate oxide capacitance
of the synapse discharges, gate voltage drops and
hence the correct weight value is lost with time.
However, the retention time is 106 times higher
than time for training each sample in an epoch
(1 ns). For that retention factor, on-chip learn-
ing can still be achieved as argued in [46, 47]
and seen in our simulations (Fig. 8). However
this means that our proposed transistor synapse
based NN is not suitable for applications where
the training is done in a traditional computer
and only testing/ inference is done in hardware
(off-chip learning). On the other hand, in appli-
cations where training and testing both need to
be done in hardware, our proposed system pro-
vides an easily fabricable platform for training in
hardware (on-chip learning) as opposed to PCM
or RRAM synapse based NN ([5]) and does not
need high voltage for weight update like float-
ing gate synapse based NN. For testing/inference
after a certain time duration from training, the
proposed solution is to store the final weights af-
ter training in a floating gate synapse based NN
for testing purposes, where this needs to be done
only once and thereby the endurance and energy
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Figure 10: Training accuracy is plotted as function of epoch for the following four cases: without
any noise in the circuit, in presence of noise in all training inputs through noise in drain voltages, in
presence of noise in synaptic weights through device variation in conductances of transistor synapses
and in presence of noise in SGD based weight update calculation in peripheral feedback circuit.
consumption issues in writing weight values on
floating gate synapses do not become major bot-
tleneck [23, 24].
7 Conclusion
Thus in this paper we have proposed a new func-
tionality of conventional Si-SiO2 based MOS-
FET as synaptic device in analog hardware NN.
No floating gate is present in the synapse un-
like previous proposals. Through SPICE simula-
tions we demonstrate successful on-chip learning
on Fisher’s Iris dataset and compare its energy
and speed performance with other implemena-
tions of analog hardware FCNN with previously
proposed spintronic and oxide based RRAM
synapses. Easy means of fabrication through es-
tablished silicon based merchant foundries and
linear, bipolar synaptic characteristics make our
MOSFET synapse a potential candidate for im-
plementation of analog hardware NN in the near
future.
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